



10-16-00

Case Docket No. PHF99-591

A

COMMISSIONER FOR PATENTS, Washington, D.C. 20231

Enclosed for filing is the patent application of Inventor(s): PATRICK DIGABEL

For: METHOD OF SELECTING SIGNALS COMPATIBLE


## ENCLOSED ARE:

- ☒ Associate Power of Attorney;  
☒ Information Disclosure Statement, Form PTO-1449 and copies of documents listed therein;  
☒ Preliminary Amendment;  
☒ Specification (14 Pages of Specification, Claims, & Abstract);  
☒ Declaration and Power of Attorney:  
 (1 Pages of a [ ] fully executed [X] unsigned Declaration);  
☒ Drawing (3 sheets of [ ] informal [X] formal sheets);  
☒ Certified copy of FRENCH application Serial No. 9912925;  
☒ Authorization Pursuant to 37 CFR 1.136(a)(3);  
☐ Other: ;  
☐ Assignment to

## FEE COMPUTATION

CLAIMS AS FILED				
FOR	NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE - \$710.00
Total Claims	10 - 20 =	0	X \$18 =	0.00
Independent Claims	4 - 3 =	1	X \$80 =	80.00
Multiple Dependent Claims, if any			\$270 =	0.00
TOTAL FILING FEE . . . . .			=	\$790.00

Please charge Deposit Account No. 14-1270 in the amount of the total filing fee indicated above, plus any deficiencies. The Commissioner is also hereby authorized to charge any other fees which may be required, except the issue fee, or credit any overpayment to Account No. 14-1270.

  
 Daniel J. Piotrowski, Reg. 42,079

 Attorney  
 U.S. Philips Corporation  
 580 White Plains Road  
 Tarrytown, NY 10591  
 (914) 333-9624

## CERTIFICATE OF MAILING

Express Mail Mailing Label No.

Date of Deposit

I hereby certify that this paper and fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner for Patents, Washington, D.C. 20231

Name

Signature

Send correspondence and papers to: Corporate Patent Counsel  
 U.S. Philips Corporation, 580 White Plains Road, Tarrytown, New York 10591

[illegible]

JC841 U.S. PTO  
09/687897  
10/13/00

PHF99-591

Commissioner for Patents, Washington, D.C. 20231

By Daniel J. Piotrowski, Reg. 42,079  
Attorney  
(914) 333-9624

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

PATRICK DIGABEL

PHF 99-591

Filed: CONCURRENTLY

METHOD OF SELECTING SIGNALS COMPATIBLE WITH THE ISO 7816 STANDARD

Commissioner for Patents, Washington, D.C. 20231

PRELIMINARY AMENDMENT

Sir:

Prior to calculation of the filing fee and examination, please amend the above-identified application as follows:

IN THE SPECIFICATION

Page 1, before line 1, insert the following heading:

--BACKGROUND OF THE INVENTION--;

Page 2, before line 15, insert the following heading:

--SUMMARY OF THE INVENTION--;

Page 4, before line 21, insert the following heading:

--BRIEF DESCRIPTION OF THE DRAWINGS--;

Page 5, before line 1, insert the following heading:

--DESCRIPTION OF THE PREFERRED EMBODIMENTS--.

IN THE CLAIMS

Please amend the claims as follows:

Claim 4, line 3, delete "is characterized in that it";

line 4, change "claims 1 to 3" to --claim 1--.

Claim 5, line 3, delete "is characterized in that it";  
line 4, change "one of the claims 1 to 4" to  
--claim 1--.

Claim 7, line 1, change "characterized that" to --wherein--.

Claim 8, line 1, change "characterized in that" to --wherein--.

Claim 9, line 1, change "characterized in that" to --wherein--.

Claim 10, line 2, delete "is";  
line 3, delete "characterized in that it".

IN THE ABSTRACT

Page 14, please delete the present Abstract and substitute therefor  
the following new Abstract:

[illegible][illegible]

[illegible]

By DJP  
Daniel J. Piotrowski, Reg. 42,079  
Attorney  
(914) 333-9624

## Method of selecting signals compatible with the ISO 7816 standard

The invention relates to a method of selecting a signal from among N signals, the selection taking place in that a validation signal associated with the signal to be selected is placed in an active state by means of a selection signal.

US patent No. 4,853,653 describes a switching device designed to deliver an output signal selected among N input signals which carries out such a method. In this switching device, the validation signals result from a storage of selection signals associated therewith. If one of the validation signals is in an active state, i.e. at a logic level 1 in the description relating to the known device, the storage of the selection signals associated with the other validation signals is inhibited. This inhibition is only lifted after a given time period has elapsed following the moment at which one of the selection signals, i.e. the one which is associated with the validation signal which is in the active state, enters a passive state, i.e. from the logic level 1 to the logic level 0 in the description relating to the known device. The method used in the known switching device thus introduces a delay into the switching of the signals, i.e. there is a non-negligible time interval during which the output signal of the switching device does not correspond to any of the input signals. This means that the output signal has a zero duty cycle during several consecutive cycles of the relevant signal.

Such a latent period is not acceptable in a number of applications. In particular, if the switching device is used in an apparatus designed to exchange data with a smart card, which apparatus must then provide to the smart card a clock signal selected among N clock signals available in the apparatus, the clock signal provided to the chip card must comply with the provisions of a standard ISO/IEC 7816-3:1997, which requires that the duty cycle of the relevant signal must always lie between 45% and 55%. According to the ISO/IEC 7816-3:1997 standard, only a single breach of this rule is acceptable in the course of one switching operation.

The selection method used in the known switching device will inevitably cause a succession of breaches of this rule on account of the inhibitions described above and is accordingly not compatible with the ISO/IEC 7816-3:1997 standard.

A suppression of the inhibition step would seem to provide a natural solution to this problem, but this generates other difficulties.

Indeed, if the selection signals switch at the same time when an active front commanding the storage of said signals occurs, the next state of the validation signals is unpredictable.

If, for example, the state of the selection signal associated with that one of the validation signals which was previously active has been detected, said validation signal will enter an inactive state. Now, if in this example the switching to the active state of the selection signal associated with the validation signal which should then enter an active state is not detected, owing to the fact that its switching occurs simultaneously with the active front commanding the storage, the associated validation signal will remain in the inactive state. In that case, all validation signals will be in the inactive state until the next active front commanding the storage of the selection signals appears. This will cause the appearance of a latent period during which the output signal of the switching device will twice have a zero duty cycle. Such a method is accordingly not compatible with the ISO/IEC 7816-3:1997 standard, either.

It is one of the objects of the present invention to remedy this drawback by proposing a method which, in the case described above, enables to generate a signal whose duty cycle does not breach the rules of standard ISO/IEC 7816-3:1997.

To this end, a method as described in the opening paragraph includes according to the invention, an attribution step in which the state of the associated selection signal is attributed to each of the validation signals, which attribution step is carried out when all the validation signals are in an inactive state.

According to this method, the attribution step is carried out as soon as it is detected that all validation signals are simultaneously in the inactive state, and that validation signal which should have entered the active state is given this state. Such a practically instantaneous correction enables to ensure that no significant disruption of the duty cycle of the output signal generated by the method according to the invention will appear in the case described above.

A switching of the selection signals occurring at the same time as an active front commanding the storage of said signals may give rise to other negative effects. If the change in the state of the selection signal associated with that one of the validation signals which was previously active was not detected owing to the fact that its switching was simultaneous with the active front commanding the storage, said validation signal will remain in the active state. If in this same case the switching to the active state of the selection signal associated with the validation signal which must subsequently enter an active state is

detected, the associated validation signal will enter the active state. In that case, at least two validation signals will be in the active state until the next active front commanding the storage of the selection signals appears. This will lead to a latent period during which the output signal of the switching device can remain in the active state, and thus provide a duty cycle equal to one several times. This is in conflict with the rules of the ISO/IEC 7816-3:1997 standard, as was explained above.

It is another object of the present invention to remedy this disadvantage by proposing a method which, in the case described above, enables to generate a signal whose duty cycle does not infringe the provisions of the ISO/IEC 7816-3:1997 standard.

To this end, a method as described in the opening paragraph includes according to the invention, a reset step in which those validation signals which have not presented an active front since a given moment in time are reset into an inactive state, which step is carried out when at least two validation signals are simultaneously in an active state.

According to this method, the reset step is carried out as soon as it is detected that several validation signals are simultaneously in the active state, and that validation signal which was to enter the inactive state is given this state. Such an almost instantaneous correction enables to ensure that no significant disruption in the duty cycle of the output signal generated by the method according to the invention will appear in the case described above.

In one of its variants, the invention also relates to a method as described in the opening paragraph, which includes a reset step in which all validation signals which have not presented an active front since a given moment in time are reset to an inactive state, which step is carried out when one of the validation signals presents an active front.

Such a variant enables to dispense with the identification of the states of the various validation signals. It suffices to determine which one has presented an active front most recently, all the others then being reset to the inactive state.

The invention also relates to a method of selecting a signal among N signals, in which method a validation signal associated with the signal to be selected is put in an active state by means of a selection signal, and which method includes attribution and reset steps as described above.

Such a method, when used in a switching device, enables to generate an output signal which is highly resistant to negative effects which may arise when the selection signals and the active front commanding the storage of said signals appear simultaneously.

As was noted above, the invention also relates to a method enabling a chip card to exchange data with an apparatus, wherein a clock signal selected among N clock signals supplied by the apparatus is transmitted to the chip card, which method is characterized in that it utilizes for this purpose a method as described above.

In one of its embodiments, the invention also relates to a switching device designed to deliver at an output a signal selected among N input signals when a validation signal associated with said input signal has been placed in an active state by means of an associated selection signal, which device includes:

- attribution means capable of attributing to each of the validation signals the state of its associated selection signal, which means are intended to be activated when all the validation signals are in an inactive state, and
- reset means capable of resetting to an inactive state those of the validation signals which have not presented an active front since a given moment in time, which means are intended to be activated when at least two validation signals simultaneously have an active state.

The invention is particularly suited to the selection of clock signals which are to be supplied to a smart card. The invention accordingly also relates to an apparatus intended to exchange data with a smart card, and especially supplying thereto a clock signal selected among N clock signals, which machine is characterized in that it comprises a switching device as described above.

The invention will be better understood from the following description which is given by way of example, to which the invention is by no means limited, with reference to the attached drawings, in which:

Fig. 1 is a partial operational diagram representing a switching device in which a method according to the invention is utilized,

Fig. 2 is a circuit diagram of a detection module present in such a switching device,

Fig. 3 is a circuit diagram of an alternative detection module present in such a switching device,

Fig. 4 is a circuit diagram of yet another detection module present in such a switching device, and

Fig. 5 is a block diagram representing an apparatus comprising such a switching device.

Fig. 1 shows a switching device SW according to a preferred embodiment of the invention. This switching device SW is intended to deliver at an output CLK a signal Clk<sub>i</sub> selected among N input signals Clk<sub>1</sub> ... Clk<sub>N</sub>, when a validation signal F<sub>i</sub> (with i = 1 to N) associated with said input signal Clk<sub>i</sub> has been placed in an active state by means of an associated selection signal Seli. This device comprises:

- attribution means (O11 ... ON1) capable of attributing to each of the validation signals F<sub>i</sub> (with i = 1 to N) the state of its associated selection signal Seli, which means are intended to be activated when all the validation signals F<sub>1</sub> ... F<sub>N</sub> are in an inactive state, and
- reset means (O12 ... O1N) capable of resetting to an inactive state those of the validation signals which have not presented an active front since a given moment in time, which means are intended to be activated when at least two validation signals simultaneously present an active state.

In this embodiment, the switching device SW in addition comprises:

- detection means DETF<sub>i</sub> (with i = 1 to N) for detecting fronts of the selection signals Sel<sub>1</sub> ... Sel<sub>N</sub>, and
- memory means L<sub>i</sub> (with i = 1 to N) for storing the state of the selection signals Sel<sub>1</sub> ... Sel<sub>N</sub>, which means are intended to be activated by the active fronts of said signals and to deliver the validation signals F<sub>1</sub> ... F<sub>N</sub>.

The memory means in this embodiment are formed by simple D latches.

In this embodiment, the switching device SW in addition comprises detection means DET<sub>0</sub> for detecting whether all the validation signals F<sub>1</sub> ... F<sub>N</sub> are simultaneously in the inactive state, which detection means are intended to control the attribution means (O11 ... ON1).

This switching device SW also comprises detection means DETF<sub>i</sub> (with i = 1 to N) for detecting active fronts of the validation signals F<sub>1</sub> ... F<sub>N</sub>, which detection means are intended to control the reset means (O12 ... O1N).

The operating principle of this switching device SW is as follows:  
when a selection signal Seli is in the active state, represented here by a logic level 1, given the nature of the memory means, this active state is stored in the latch L<sub>i</sub>, and the validation signal F<sub>i</sub> is in the active state. In a normal operational mode, the other selection signals Sel<sub>1</sub> ... Seli-1, Seli+1 ... Sel<sub>N</sub> are in the inactive state, i.e. at the logic level 0, and the validation signals F<sub>1</sub> ... Fi-1, Fi+1 ... F<sub>N</sub> associated therewith are also the inactive state. These validation signals two inputs AND gates A<sub>1</sub> ... Ai-1, Ai+1 ... A<sub>N</sub>, whose output signals Clk<sub>1s</sub> ... Clk(i-1)s, Clk(i+1)s ... Clk<sub>Ns</sub> are then kept in the inactive state. Only one AND ET A<sub>i</sub> is

not inhibited owing to the fact that the validation signal  $F_i$  is in the active state, said AND gate  $A_i$  delivering the input signal  $Clk_i$  at an output. This signal is transmitted to an input of an OR gate OS having N inputs of which the N-1 remaining inputs are connected to the outputs of the other AND gates  $A_1 \dots A_{i-1}, A_{i+1} \dots A_N$ . The switching device SW thus  
5 provides an output signal CLK, which is the same as the input signal  $Clk_i$  which has been selected among the N input signals  $Clk_1 \dots Clk_N$ , by placing validation signal  $F_i$  associated with the input signal  $Clk_i$  in an active state by means of the selection signal  $Seli$ .

The storage of the state of a selection signal  $Seli$  (with  $i = 1$  to N) is carried out as follows: when said selection signal changes from an inactive state to an active state, a front  
10 detection device DETSi associated with said selection signal  $Seli$  delivers a signal  $DS_i$  which presents an active front, i.e. a rising edge in this embodiment. This active front arrives at a clock input of the D latch  $Li$  intended to store the state of the selection signal  $Seli$ , via an OR gate  $O_{i1}$ , with a certain delay with respect to the moment when said selection signal has changed its state. The active state of the selection signal  $Seli$  can thus be stored in the D latch  
15  $Li$ .

The front detections carried out by the detection devices DETS1 ... DETSN necessarily make use of a sampling signal Smp. This signal Smp will advantageously be formed by that one of the input signals  $Clk_1 \dots Clk_N$  whose frequency is lowest. If two selection signals  $Seli$  and  $Selj$  switch at the same time at which an active front of said  
20 sampling signal Smp occurs, the new states of said signals  $Seli$  and  $Selj$  may not to be correctly stored in the D latches  $Li$  and  $Lj$  associated therewith. Indeed, a change-over from the inactive state to the active state, or vice versa, could be ignored, since the corresponding front has appeared simultaneously with that of the sampling signal Smp according to the present assumption.

25 Let us assume that selection signals  $Seli$  and  $Selj$  were previously active and inactive, respectively, then two situations which are potentially detrimental to the correct functioning of the switching device SW may arise.

In a first situation, the change in state of the selection signal  $Seli$  will have been detected while the change in state of the signal  $Selj$  has not been detected. In this case,  
30 all the validation signals will be inactive, and the output signal CLK of the switching device SW is kept in the inactive state. The implementation of an attribution step included in the selection method according to the invention enables to avoid that such a situation affects the duty cycle of the output signal CLK. Indeed, the fact that the validation signals  $F_1 \dots F_N$  are simultaneously inactive is immediately detected by the detection means DET0, which supply

a signal RL which then presents an active front. This active front is simultaneously transmitted to the clock input of each D latch  $L_i$  (with  $i = 1$  to  $N$ ), and each D latch then carries out a new storage of its associated selection signal  $S_{eli}$ . At the end of this attribution step, the only validation signal  $F_j$  in the active state is the signal associated with that one of the selection signals  $S_{el1} \dots S_{elN}$  which is in the active state, in this case  $S_{elj}$ .

The entire attribution step takes place asynchronously, and thus practically instantaneously, so that the latent period during which all the validation signals  $F_1 \dots F_N$  are in an inactive state will be so short that it will have no significant influence on the duty cycle of the output signal CLK of the switching device SW.

A second situation which is potentially detrimental to a correct functioning of the switching device SW arises when, with the selection signals  $S_{eli}$  and  $S_{elj}$  being previously active and inactive, respectively, the change in state of the selection signal  $S_{elj}$  has been detected whereas the change in state of the signal  $S_{eli}$  has not been detected. In this case two validation signals are active, and the output signal CLK of the switching device SW may remain in the active state during a period of the sampling signal Smp, which period may be much longer than half the period of the output signal CLK of the switching device SW.

The implementation of a reset step included in the selection method according to the invention enables to avoid that such a situation affects the duty cycle of the output signal CLK. Indeed, the fact that the validation signals  $F_i$  and  $F_j$  are simultaneously active is immediately detected by the detection means DETFi (with  $i = 1$  to  $N$ ). Only the detection module DETFj identifies an active front of its associated validation signal  $F_j$ , because only the selection signal  $S_{elj}$  has shown an active front, passing from the inactive to the active state. Said module DETFj supplies a signal DFj, which then presents an active front, to  $N-1$  OR gates  $O_{12} \dots O_{(j-1)2}$ ,  $O_{(j+1)2} \dots O_{N2}$  having  $N-1$  inputs. The outputs of these logic gates are connected to the respective reset inputs of the latches  $L_1 \dots L_{j-1}$ ,  $L_{j+1} \dots L_N$ . The active front of the signal DFj resets the outputs of said D latches to the inactive state, and thus also the validation signals  $F_1 \dots F_{j-1}$ ,  $F_{j+1} \dots F_N$ . At the end of this reset step, only the validation signal  $F_j$  associated with the active one among the selection signals  $S_{el1} \dots S_{elN}$  will be in the active state, in this case  $S_{elj}$ .

The entire reset step takes place asynchronously, and thus practically instantaneously, so that the latent period during which at least two validation signals  $F_1 \dots F_N$  are in an active state simultaneously will be so short that it cannot have any significant influence on the duty cycle of the output signal CLK of the switching device SW.

Fig. 2 illustrates a possible embodiment of a front detector DETSi incorporated in the front detection means for the selection signals Sel1 ... SelN. This front detector comprises in the present example:

- a D latch LSi provided with a data input D intended to receive one of the selection signals Seli, with a clock input intended to receive the sampling signal Smp, and with a data output Q, and
- an EXCLUSIVE OR gate XSi provided with an input which is directly connected to the data output Q of the D latch LSi, with another input connected to the data output Q of the D latch LSi via a delay cell TSi, and with an output which constitutes the output of the front detector DETSi.

This detector operates as follows: the state of the selection signal Seli is stored upon each active front of the sampling signal Smp. When the data output Q of the D latch LSi changes its state, following a change in state of the selection signal Seli, this change is instantaneously transmitted to one of the inputs of the EXCLUSIVE OR gate XSi, while the other input remains in the previous state of the data output Q of the D latch LSi for the duration of the delay induced by the delay cell TSi. During this delay time, therefore, the output of the EXCLUSIVE OR gate XSi will be in an active state and will thus deliver a signal DSi showing an active front when a front of the selection signal Seli has been detected.

Fig. 3 shows an embodiment of an active front detector incorporated in the detection means for active fronts of the validation signals. This active front detector comprises:

- an EXCLUSIVE OR gate XFi provided with an input intended to receive one of the validation signals Fi directly, with another input designed to receive said validation signal Fi via a delay cell TFi, and with an output, and
- an AND gate AFi provided with an input intended to receive the selection signal Seli associated with the validation signal Fi, with another input connected to the output of the EXCLUSIVE OR gate XFi, and with an output which forms the output of the active front detector DETFi.

This detector operates as follows: when the state of the validation signal Fi changes, this change is instantaneously transmitted to one of the inputs of the EXCLUSIVE OR gate XFi, while the other input remains in the previous state of the validation signal Fi for the duration of the delay induced by the delay cell DFi. During this delay time, therefore, the output of the EXCLUSIVE or gate XFi assumes an active state and accordingly supplies a signal presenting an active front when a front of the selection signal Fi has been detected.

This active front will only be present in the output signal DFi of the detector after its passage through the AND gate AFi, and accordingly under the condition that the associated selection signal Seli itself has assumed an active state, i.e. exclusively if the change in state of the validation signal Fi does correspond to an active front.

- 5 In an alternative embodiment, the input of the AND gate AFi not connected to the output of the EXCLUSIVE OR gate XFi may be wired so that it receives the validation signal Fi instead of the selection signal Seli.

Fig. 4 shows an embodiment of detection means DET0 for detecting that all the validation signals F1 ... FN are inactive simultaneously. These detection means comprise:

- 10 - a NOR gate provided with N inputs intended to receive the N validation signals F1 ... FN, and with an output,  
- an EXCLUSIVE OR gate X0 provided with an input which is directly connected to the output of the NOR gate, with another input connected to said output of the NOR gate via a delay cell T0, and with an output, and  
15 - an AND gate A0 provided with an input connected to the output of the NOR gate, with another input connected to the output of the EXCLUSIVE OR gate X0, and with an output which forms the output of the detection means DET0.

These detection means DET0 operate as follows: when the output signal of the NOR gate changes its state, this change is instantaneously transmitted to one of the inputs of the EXCLUSIVE OR gate X0, while the other input remains in the previous state of the output of the NOR gate for the duration of the delay induced by the delay cell T0. During this delay time, therefore, the output of the EXCLUSIVE OR gate X0 assumes an active state and thus delivers a signal presenting an active front when a front of the signal present at the output of the NOR gate has been detected. This active front will only be present in the output signal RL of the detection means DET0 after its passage through the AND gate A0, and accordingly under the condition that the output signal of the NOR gate itself has entered an active state, i.e. only if all the selection signals are in an active state.

Alternative embodiments of the detection means described with reference to Figs. 2 to 4 are quite conceivable. For example, if the active and inactive states are chosen to correspond to the logic levels 0 and 1, respectively, rather than to the logic levels 1 and 0 as described above, it is obvious that other logic functions will have to be used, in accordance with the Morgan theorems. Such modifications and adaptations are known to those skilled in the art.

Fig. 5 diagrammatically shows an apparatus intended to communicate with a smart card, which apparatus comprises:

- a connector CON intended to be electrically connected to an integrated circuit present on the surface of said smart card and having at least one contact pad, called clock pad, which is designed to supply to said integrated circuit a clock signal CLK,
- a microprocessor MC intended to exchange data with said integrated circuit, and
- an interface module IM arranged between the connector CON and the microprocessor MC, comprising an oscillator OSC followed by a frequency divider DIV, and a processing unit PU, which module enables an exchange of data between the microprocessor MC and the integrated circuit.

An output of the frequency divider DIV supplies a transitory clock signal Clk1, while the oscillator OSC provides a permanent clock signal Clk2.

The interactions between the machine and the smart are described in the standard ISO/IEC 7816-3:1997.

A so-called activation phase of the smart card takes place in two stages: in a first operation mode called transitory operation mode, the system formed by the joining together of the smart card and the apparatus is not yet operational. The apparatus must first detect the presence of the smart card, then put the integrated circuit present at the surface thereof into its nominal operating conditions, i.e. inter alia provide it with a supply voltage, or also initialize data paths so that the integrated circuit can communicate with the apparatus. In a second operation mode called permanent operation mode, the integrated circuit is supplied with a voltage and receives a permanent clock signal at an operational frequency, and the data paths are ready to transmit information between the integrated circuit and the apparatus. During the transitory operation mode, the integrated circuit must receive the transitory clock signal Clk1, whose frequency may be different from the operational frequency. It is preferable to use a signal having a frequency lower than the operational frequency, which enables to reduce the energy consumption of the integrated circuit during the transitory operation. Such a choice is particularly advantageous in applications in which the power source used for giving the integrated circuit its supply voltage is a battery, such as is usually the case in portable equipment. The system must thus perform a switch-over of the signal CLK transmitted as the clock signal to the integrated circuit present at the surface of the smart card at the end of the transitory operation. This switch-over is realized by a switching device SW incorporated in the interface module IM which, upon the reception of a command in the form of a change in state of selection signals Sel1 and Sel2, replaces the

5

10

## CLAIMS:

1. A method of selecting a signal among N signals, the selection taking place in that a validation signal associated with the signal to be selected is placed in an active state by means of a selection signal, which method includes an attribution step in which the state of the associated selection signal is attributed to each of the validation signals, which attribution  
5 step is carried out when all the validation signals are in an inactive state.

2. A method of selecting a signal among N signals, the selection taking place in that a validation signal associated with the signal to be selected is placed in an active state by means of a selection signal, which method comprises a reset step in which those validation  
10 signals which have not presented an active front since a given moment in time are reset to an inactive state, which reset step is carried out when at least two validation signals are simultaneously in an active state.

3. A method of selecting a signal among N signals, the selection taking place in that a validation signal associated with the signal to be selected is placed in an active state by means of a selection signal, which method includes a reset step in which all validation signals  
15 which have not presented an active front since a given moment in time are reset to an inactive state, which reset step is carried out when one of the validation signals presents an active front.

4. A method of selecting a signal among N signals, the selection taking place in that a validation signal associated with the signal to be selected is placed in an active state by means of a selection signal, which method is characterized in that it comprises attribution and  
20 reset steps as claimed in claims 1 to 3.

5. A method enabling a chip card to exchange data with a machine, wherein a clock signal selected among N clock signals supplied by the machine is transmitted to the chip card, which method is characterized in that it utilizes for this purpose a method as  
25 claimed in one of the claims 1 to 4.

6. A switching device designed to deliver at an output a signal selected among N input signals when a validation signal associated with said input signal has been placed in an active state by means of an associated selection signal, which device includes:

- attribution means capable of attributing to each of the validation signals the state of its associated selection signal, which means are intended to be activated when all the validation signals are in an inactive state, and
- reset means capable of resetting to an inactive state those of the validation signals which have not presented an active front since a given moment in time, which means are intended to be activated when at least two validation signals simultaneously have an active state.

7. A switching device as claimed in claim 6, characterizes that it comprises in addition:

- detection means for detecting active fronts of the selection signals, and
- memory means for storing the state of the selection signals, which means are intended to be activated by the active fronts of said signals and to deliver the validation signals.

8. A switching device as claimed in claim 7, characterized in that it comprises in addition:

- detection means for detecting that all the validation signals are simultaneously inactive, which detection means are intended to control the attribution means.

9. A switching device as claimed in claim 7, characterized in that it comprises in addition:

- detection means for detecting active fronts of the validation signals, which detection means are intended to control the reset means.

10. An apparatus intended to exchange data with a smart card, and especially supplying thereto a clock signal selected among N clock signals, which apparatus is characterized in that it comprises a switching device as claimed in claim 6.

**ABSTRACT:**

The invention relates to a method of selecting a signal among N signals, according to which method a validation signal associated with a signal to be selected is placed in an active state by means of a selection signal.

The method according to the invention includes an attribution to each of the  
5 validation signals of the state of its associated selection signal when all the validation signals  
are in an inactive state.

The invention enables to preserve the integrity of the duty cycle of the signal resulting from the selection thus carried out.

**Application:** switching of clock signals in a smart card reader.

Ref.: Fig. 1

1/3







FIG.1






FIG.5

# DECLARATION and POWER OF ATTORNEY

ATTORNEY'S DOCKET NO.:

**PHF 99.591**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**"Method of selecting signals compatible with the ISO 7816 standard"**

the specification of which (check one)

☐ is attached hereto.

☐ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by the amendment(s) referred to above.

I acknowledge the duty to disclose information which is material to patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN APPLICATION(S)

COUNTRY	APP. NUMBER	DATE OF FILING (DATE, MONTH, YEAR)	PRIORITY CLAIMED UNDER 35 U.S.C. 119
France	9912925	15 October 1999	YES

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35 United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

PRIOR UNITED STATES APPLICATION(S)

APPLICATION SERIAL NUMBER	FILING DATE	STATUS (PATENTED, PENDING, ABANDONED)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

**POWER OF ATTORNEY:** As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Jack E. Haken, Reg. No. 26,902

Michael E. Marion, Reg. No. 32,266

Edward M. Blocker, Reg. No. 30,245

SEND CORRESPONDENCE TO: Corporate Patent Counsel; U.S. Philips Corporation; 580 white Plains Road; Tarrytown, NY 10591	DIRECT TELEPHONE CALLS TO: (name and telephone No.) (914) 332-0222
--	--

Dated:		Inventor's Signature:	
Full Name of in Inventor	Last Name <b>DIGABEL</b>	First Name <b>Patrick</b>	Middle Name
Residence & Citizenship	City <b>Mondeville</b>	State of Foreign Country <b>France</b>	Country of Citizenship <b>France</b>
Post Office Address	Street <b>18 Allee Colbert</b>	City <b>F-14120 Mondeville</b>	State of Country <b>France</b>
			Zip Code

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
In re Application of Atty. Docket  
PATRICK DIGABEL PHF99-591

JCE41 U.S. PTO  
09/687897  
10/13/00

Filed: CONCURRENTLY  
METHOD OF SELECTING SIGNALS COMPATIBLE

Commissioner for Patents, Washington, D.C. 20231

APPOINTMENT OF ASSOCIATES

Sir:


The undersigned Attorney of Record hereby revokes all prior appointments (if any) of Associate Attorney(s) or Agent(s) in the above-captioned case and appoints:

**DANIEL J. PIOTROWSKI** (Registration No. 42,079)

c/o U.S. PHILIPS CORPORATION, Intellectual Property Department, 580 White Plains Road, Tarrytown, New York 10591, his Associate Attorney(s)/Agent(s) with all the usual powers to prosecute the above-identified application and any division or continuation thereof, to make alterations and amendments therein, and to transact all business in the Patent and Trademark Office connected therewith.

ALL CORRESPONDENCE CONCERNING THIS APPLICATION AND THE LETTERS PATENT WHEN GRANTED SHOULD BE ADDRESSED TO THE UNDERSIGNED ATTORNEY OF RECORD.

Respectfully,



Michael E. Marion, Reg. 32,266  
Attorney of Record

Dated at Tarrytown, New York  
on October 11, 2000.